Lab_Syn_3.1

You have to synthesize regfile.v file using Design Compiler shell and generate Technology Dependent gate level netlists in Verilog format using standard cell libraries (typical, worst, best) inside std_cells folder:-

- scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db

Steps: -

1. Copy Lab_Syn_3.1 folder from your computer into the virtual machine inside Labs directory
   - Open a terminal inside path /home/IC/Labs/Lab_Syn_3.1/syn and run syn_script.tcl script through design compiler shell using the following command in the terminal
     - dc_shell -f syn_script.tcl | tee syn.log

Required: -

- Check the synthesis log (syn.log) and find out the following: -
  - Removed registers
  - Merged registers

Can you know why these registers are removed and merged ?